

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity esempio_v1_0_S00_AXI is
6      generic (
7          -- Users to add parameters here
8
9          -- User parameters ends
10         -- Do not modify the parameters beyond this line
11
12         -- Width of S_AXI data bus
13         C_S_AXI_DATA_WIDTH  : integer    := 32;
14         -- Width of S_AXI address bus
15         C_S_AXI_ADDR_WIDTH  : integer    := 4
16     );
17     port (
18         -- Users to add ports here
19
20         -- User ports ends
21         -- Do not modify the ports beyond this line
22
23         -- Global Clock Signal
24         S_AXI_ACLK           : in std_logic;
25         -- Global Reset Signal. This Signal is Active LOW
26         S_AXI_ARESETN       : in std_logic;
27         -- Write address (issued by master, accepted by Slave)
28         S_AXI_AWADDR        : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
29         -- Write channel Protection type. This signal indicates the
30         -- privilege and security level of the transaction, and whether
31         -- the transaction is a data access or an instruction access.
32         S_AXI_AWPROT         : in std_logic_vector(2 downto 0);
33         -- Write address valid. This signal indicates that the master signaling
34         -- valid write address and control information.
35         S_AXI_AWVALID        : in std_logic;
36         -- Write address ready. This signal indicates that the slave is ready
37         -- to accept an address and associated control signals.
38         S_AXI_AWREADY        : out std_logic;
39         -- Write data (issued by master, accepted by Slave)
40         S_AXI_WDATA          : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
41         -- Write strobes. This signal indicates which byte lanes hold
42         -- valid data. There is one write strobe bit for each eight
43         -- bits of the write data bus.
44         S_AXI_WSTRB          : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
45         -- Write valid. This signal indicates that valid write
46         -- data and strobes are available.
47         S_AXI_WVALID         : in std_logic;
48         -- Write ready. This signal indicates that the slave
49         -- can accept the write data.
50         S_AXI_WREADY         : out std_logic;
51         -- Write response. This signal indicates the status
52         -- of the write transaction.
53         S_AXI_BRESP          : out std_logic_vector(1 downto 0);
54         -- Write response valid. This signal indicates that the channel
55         -- is signaling a valid write response.
56         S_AXI_BVALID         : out std_logic;
57         -- Response ready. This signal indicates that the master
58         -- can accept a write response.
59         S_AXI_BREADY         : in std_logic;
60         -- Read address (issued by master, accepted by Slave)
61         S_AXI_ARADDR         : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
62         -- Protection type. This signal indicates the privilege
63         -- and security level of the transaction, and whether the
64         -- transaction is a data access or an instruction access.
65         S_AXI_ARPROT         : in std_logic_vector(2 downto 0);
66         -- Read address valid. This signal indicates that the channel
67         -- is signaling valid read address and control information.
68         S_AXI_ARVALID        : in std_logic;
69         -- Read address ready. This signal indicates that the slave is

```



```

139     if rising_edge(S_AXI_ACLK) then
140         if S_AXI_ARESETN = '0' then
141             axi_awready <= '0';
142             aw_en <= '1';
143         else
144             if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1' and aw_en
= '1') then
145                 -- slave is ready to accept write address when
146                 -- there is a valid write address and write data
147                 -- on the write address and data bus. This design
148                 -- expects no outstanding transactions.
149                 axi_awready <= '1';
150                 aw_en <= '0';
151             elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then
152                 aw_en <= '1';
153                 axi_awready <= '0';
154             else
155                 axi_awready <= '0';
156             end if;
157         end if;
158     end if;
159 end process;
160
161 -- Implement axi_awaddr latching
162 -- This process is used to latch the address when both
163 -- S_AXI_AWVALID and S_AXI_WVALID are valid.
164
165 process (S_AXI_ACLK) --PROC 02
166 begin
167     if rising_edge(S_AXI_ACLK) then
168         if S_AXI_ARESETN = '0' then
169             axi_awaddr <= (others => '0');
170         else
171             if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1' and aw_en
= '1') then
172                 -- Write Address latching
173                 axi_awaddr <= S_AXI_AWADDR;
174             end if;
175         end if;
176     end if;
177 end process;
178
179 -- Implement axi_wready generation
180 -- axi_wready is asserted for one S_AXI_ACLK clock cycle when both
181 -- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is
182 -- de-asserted when reset is low.
183
184 process (S_AXI_ACLK) --PROC 03
185 begin
186     if rising_edge(S_AXI_ACLK) then
187         if S_AXI_ARESETN = '0' then
188             axi_wready <= '0';
189         else
190             if (axi_wready = '0' and S_AXI_WVALID = '1' and S_AXI_AWVALID = '1' and aw_en =
'1') then
191                 -- slave is ready to accept write data when
192                 -- there is a valid write address and write data
193                 -- on the write address and data bus. This design
194                 -- expects no outstanding transactions.
195                 axi_wready <= '1';
196             else
197                 axi_wready <= '0';
198             end if;
199         end if;
200     end if;
201 end process;
202
203 -- Implement memory mapped register select and write logic generation
204 -- The write data is accepted and written to memory mapped registers when

```

```

205 -- axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write
206 strobcs are used to
207 -- select byte enables of slave registers while writing.
208 -- These registers are cleared when reset (active low) is applied.
209 -- Slave register write enable is asserted when valid address and data are available
210 -- and the slave is ready to accept the write address and write data.
211 slv_reg_wren <= axi_wready and S_AXI_WVALID and axi_awready and S_AXI_AWVALID ;
212
213 process (S_AXI_ACLK) --PROC 04
214 variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
215 begin
216   if rising_edge(S_AXI_ACLK) then
217     if S_AXI_ARESETN = '0' then
218       slv_reg0 <= (others => '0');
219       slv_reg1 <= (others => '0');
220       slv_reg2 <= (others => '0');
221       slv_reg3 <= (others => '0');
222     else
223       loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
224       if (slv_reg_wren = '1') then
225         case loc_addr is
226           when b"00" =>
227             for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
228               if ( S_AXI_WSTRB(byte_index) = '1' ) then
229                 -- Respective byte enables are asserted as per write
230                 strobcs
231                 -- slave register 0
232                 slv_reg0(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(
233                   byte_index*8+7 downto byte_index*8);
234               end if;
235             end loop;
236           when b"01" =>
237             for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
238               if ( S_AXI_WSTRB(byte_index) = '1' ) then
239                 -- Respective byte enables are asserted as per write
240                 strobcs
241                 -- slave register 1
242                 slv_reg1(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(
243                   byte_index*8+7 downto byte_index*8);
244               end if;
245             end loop;
246           when b"10" =>
247             for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
248               if ( S_AXI_WSTRB(byte_index) = '1' ) then
249                 -- Respective byte enables are asserted as per write
250                 strobcs
251                 -- slave register 2
252                 slv_reg2(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(
253                   byte_index*8+7 downto byte_index*8);
254               end if;
255             end loop;
256           when b"11" =>
257             for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
258               if ( S_AXI_WSTRB(byte_index) = '1' ) then
259                 -- Respective byte enables are asserted as per write
260                 strobcs
261                 -- slave register 3
262                 slv_reg3(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(
263                   byte_index*8+7 downto byte_index*8);
264               end if;
265             end loop;
266           when others =>
267             slv_reg0 <= slv_reg0;
268             slv_reg1 <= slv_reg1;
269             slv_reg2 <= slv_reg2;
270             slv_reg3 <= slv_reg3;
271         end case;
272       end if;
273     end if;
274 end if;

```

```

265     end if;
266 end process;
267
268 -- Implement write response logic generation
269 -- The write response and response valid signals are asserted by the slave
270 -- when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
271 -- This marks the acceptance of address and indicates the status of
272 -- write transaction.
273
274 process (S_AXI_ACLK)                                --PROC 05
275 begin
276     if rising_edge(S_AXI_ACLK) then
277         if S_AXI_ARESETN = '0' then
278             axi_bvalid <= '0';
279             axi_bresp  <= "00"; --need to work more on the responses
280         else
281             if (axi_awready = '1' and S_AXI_AWVALID = '1' and axi_wready = '1' and
282                S_AXI_WVALID = '1' and axi_bvalid = '0' ) then
283                 axi_bvalid <= '1';
284                 axi_bresp  <= "00";
285             elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then --check if bready is
                -- asserted while bvalid is high)
                axi_bvalid <= '0'; -- (there is a
                -- possibility that bready is always asserted high)
286             end if;
287         end if;
288     end if;
289 end process;
290
291 -- Implement axi_arready generation
292 -- axi_arready is asserted for one S_AXI_ACLK clock cycle when
293 -- S_AXI_ARVALID is asserted. axi_arready is
294 -- de-asserted when reset (active low) is asserted.
295 -- The read address is also latched when S_AXI_ARVALID is
296 -- asserted. axi_araddr is reset to zero on reset assertion.
297
298 process (S_AXI_ACLK)                                --PROC 06
299 begin
300     if rising_edge(S_AXI_ACLK) then
301         if S_AXI_ARESETN = '0' then
302             axi_arready <= '0';
303             axi_araddr  <= (others => '1');
304         else
305             if (axi_arready = '0' and S_AXI_ARVALID = '1') then
306                 -- indicates that the slave has accepted the valid read address
307                 axi_arready <= '1';
308                 -- Read Address latching
309                 axi_araddr  <= S_AXI_ARADDR;
310             else
311                 axi_arready <= '0';
312             end if;
313         end if;
314     end if;
315 end process;
316
317 -- Implement axi_rvalid generation
318 -- axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
319 -- S_AXI_ARVALID and axi_arready are asserted. The slave registers
320 -- data are available on the axi_rdata bus at this instance. The
321 -- assertion of axi_rvalid marks the validity of read data on the
322 -- bus and axi_rresp indicates the status of read transaction. axi_rvalid
323 -- is deasserted on reset (active low). axi_rresp and axi_rdata are
324 -- cleared to zero on reset (active low).
325 process (S_AXI_ACLK)                                --PROC 07
326 begin
327     if rising_edge(S_AXI_ACLK) then
328         if S_AXI_ARESETN = '0' then
329             axi_rvalid <= '0';
330             axi_rresp  <= "00";

```

```

331     else
332         if (axi_arready = '1' and S_AXI_ARVALID = '1' and axi_rvalid = '0') then
333             -- Valid read data is available at the read data bus
334             axi_rvalid <= '1';
335             axi_rresp <= "00"; -- 'OKAY' response
336             elsif (axi_rvalid = '1' and S_AXI_RREADY = '1') then
337                 -- Read data is accepted by the master
338                 axi_rvalid <= '0';
339             end if;
340         end if;
341     end if;
342 end process;
343
344 -- Implement memory mapped register select and read logic generation
345 -- Slave register read enable is asserted when valid address is available
346 -- and the slave is ready to accept the read address.
347 slv_reg_rden <= axi_arready and S_AXI_ARVALID and (not axi_rvalid) ;
348
349 process (slv_reg0, slv_reg1, slv_reg2, slv_reg3, axi_araddr, S_AXI_ARESETN,
slv_reg_rden) --PROC 08
350 variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
351 begin
352     -- Address decoding for reading registers
353     loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
354     case loc_addr is
355         when b"00" =>
356             reg_data_out <= slv_reg0;
357         when b"01" =>
358             reg_data_out <= slv_reg1;
359         when b"10" =>
360             reg_data_out <= slv_reg2;
361         when b"11" =>
362             reg_data_out <= slv_reg3;
363         when others =>
364             reg_data_out <= (others => '0');
365     end case;
366 end process;
367
368 -- Output register or memory read data
369 process( S_AXI_ACLK ) is --PROC 09
370 begin
371     if (rising_edge (S_AXI_ACLK)) then
372         if ( S_AXI_ARESETN = '0' ) then
373             axi_rdata <= (others => '0');
374         else
375             if (slv_reg_rden = '1') then
376                 -- When there is a valid read address (S_AXI_ARVALID) with
377                 -- acceptance of read address by the slave (axi_arready),
378                 -- output the read data
379                 -- Read address mux
380                 axi_rdata <= reg_data_out; -- register read data
381             end if;
382         end if;
383     end if;
384 end process;
385
386
387 -- Add user logic here
388
389 -- User logic ends
390
391 end arch_imp;
392

```